



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/722,597	11/28/2003	Osamu Suzuki	520.43306X00	8275

20457 7590 04/02/2007  
ANTONELLI, TERRY, STOUT & KRAUS, LLP  
1300 NORTH SEVENTEENTH STREET  
SUITE 1800  
ARLINGTON, VA 22209-3873

EXAMINER
----------

LEWIS, MONICA

ART UNIT	PAPER NUMBER
----------	--------------

2822

SHORTENED STATUTORY PERIOD OF RESPONSE	MAIL DATE	DELIVERY MODE
3 MONTHS	04/02/2007	PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

If NO period for reply is specified above, the maximum statutory period will apply and will expire 6 MONTHS from the mailing date of this communication.

<b>Office Action Summary</b>	<b>Application No.</b> 10/722,597	<b>Applicant(s)</b> SUZUKI ET AL.	
	<b>Examiner</b> Monica Lewis	<b>Art Unit</b> 2822	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

#### Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

#### Status

- 1) ☒ Responsive to communication(s) filed on 11 January 2007.
- 2a) ☒ This action is **FINAL**.                      2b) ☐ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

#### Disposition of Claims

- 4) ☒ Claim(s) 4-14 and 21 is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.
- 6) ☒ Claim(s) 4-14 and 21 is/are rejected.
- 7) ☐ Claim(s) \_\_\_\_\_ is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

#### Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☒ The drawing(s) filed on 28 November 2003 is/are: a) ☒ accepted or b) ☐ objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

#### Priority under 35 U.S.C. § 119

- 12) ☒ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All    b) ☐ Some \*    c) ☒ None of:
1. ☒ Certified copies of the priority documents have been received.
  2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
  3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\* See the attached detailed Office action for a list of the certified copies not received.

#### Attachment(s)

- |  |   |
|--|---|
| 1) <input type="checkbox"/> Notice of References Cited (PTO-892)                     | 4) <input type="checkbox"/> Interview Summary (PTO-413)           |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948) | Paper No(s)/Mail Date. _____                                      |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO/SB/08)          | 5) <input type="checkbox"/> Notice of Informal Patent Application |
| Paper No(s)/Mail Date _____  | 6) <input type="checkbox"/> Other: _____                          |

### DETAILED ACTION

1. This office action is in response to the response filed January 11, 2007.

#### *Specification*

2. The lengthy specification has not been checked to the extent necessary to determine the presence of all possible minor errors. Applicant's cooperation is requested in correcting any errors of which applicant may become aware in the specification.

#### *Claim Rejections - 35 USC § 103*

3. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

4. Claims 4-9, 11, 12, 14 and 21 are rejected under 35 U.S.C. 103(a) as obvious over Zuo (U.S. Patent No. 6,631,077) in view of *Microchip Fabrication* by Peter Van Zant.

In regards to claim 4, Zuo discloses the following:

a) a circuit forming layer being formed on one side surface of the plate-like semiconductor chip (160) (For Example: See Figure 1); and

b) a heat transfer layer (110), connected with the plate-like semiconductor chip in one body, being formed on another, opposing surface side of the plate like semiconductor chip and comprises a closed flow passage (120), an operating fluid (122) hermetically enclosed within said closed flow passage and driving means of said operating fluid driving means of the operating fluids made of means for giving vibration to said operating fluid which is hermetically enclosed within said closed flow passage wherein said heat transfer layer is made of a material similar to that of said semiconductor chip and wherein the vibration giving means includes a resistor layer (111) (For Example: See Figure 1, Column 1 Line 14 and Column 4 Lines 43-54 and Column 5 Lines 19-35)(Note: Applicant discloses that the resistor layer is the heating/driving means (See Specification Page 20 Lines 1 and 2)).

Art Unit: 2822

In regards to claim 4, Zuo fails to disclose the following:

- a) a plural number of circuits.

However, Van Zant discloses the use of logic and memory elements in a circuit (For Example: See Page 543). It would have been obvious to one having ordinary skill in the art at the time the invention was made to modify the semiconductor device of Zuo to include the use of logic and memory elements as disclosed in Van Zant because it is well known that every integrated circuit contains both logic and memory sections (For Example: See Page 543).

Additionally, since Zuo and Van Zant are both from the same field of endeavor (semiconductor), the purpose disclosed by Van Zant would have been recognized in the pertinent art of Zuo.

In regards to claim 5, Zuo discloses the following:

- a) the resistor layer is disposed in a region where heat generation density is lower than an average of heat generation density of said integrated circuit chip as a whole (For Example: See Figure 1).

In regards to claim 6, Zuo discloses the following:

- a) operating fluid is water (For Example: See Table 1).

In regards to claim 7, Zuo fails to disclose the following:

- a) plate-like semiconductor chip includes logic elements and memory elements are formed separately within said one side surface thereof.

However, Van Zant discloses the use of logic and memory elements (For Example: See Page 543). It would have been obvious to one having ordinary skill in the art at the time the invention was made to modify the semiconductor device of Zuo to include the use of logic and memory elements as disclosed in Van Zant because it is well known that every integrated circuit both logic and memory sections (For Example: See Page 543).

Art Unit: 2822

Additionally, since Zuo and Van Zant are both from the same field of endeavor (semiconductor), the purpose disclosed by Van Zant would have been recognized in the pertinent art of Zuo.

In regards to claim 8, Zuo discloses the following:

a) the closed flow passage in said heat transfer layer is configured as a plurality of closed flow passages at said another surface side of said semiconductor chip (For Example: See Figure 1).

In regards to claim 9, Zuo discloses the following:

a) each of said the plurality of closed flow passages has a separate means for driving the operating fluid enclosed within an inside thereof (For Example: See Figure 1) )(Note: Applicant discloses that the resistor layer is the heating/driving means (See Specification Page 20 Lines 1 and 2)).

In regards to claim 11, Zuo discloses the following:

a) another closed flow passage (140) which is formed at a same surface side of said semiconductor chip as said plurality of closed flow passages and crossing over said plurality of closed flow passages (For Example: See Figure 1).

In regards to claim 12, Zuo discloses the following:

a) each of said plurality of closed flow passages has a separate said means for driving the operating fluid enclosed within an inside thereof (For Example: See Figure 1) )(Note: Applicant discloses that the resistor layer is the heating/driving means (See Specification Page 20 Lines 1 and 2)).

In regards to claim 14, Zuo discloses the following:

- a) a plate-like semiconductor chip (For Example: See Figure 1);
- b) a circuit forming layer being formed on one surface side surface of said plate-like semiconductor chip (For Example: See Figure 1); and
- c) a heat transfer layer, being formed on another surface side of the plate like semiconductor chip, opposite to the surface side on which said circuit forming layer is formed and connected therewith in one body, for suppressing a local increase in temperature caused by heat generation of the circuits within said circuit forming layer of said semiconductor chip wherein said heat transfer layer comprises a closed flow passage, an operating fluid hermetically

Art Unit: 2822

enclosed within said closed flow passage and driving means of said operating fluid wherein said driving means of the operating fluids is made of means for giving vibration to said operating fluid which is hermetically enclosed within said closed flow passage wherein said heat transfer layer is made of a material similar to that of said semiconductor chip and wherein the vibration giving means includes a resistor layer (For Example: See Figure 1, Column 1 Line 14 and Column 4 Lines 43-54 and Column 5 Lines 19-35) )(Note: Applicant discloses that the resistor layer is the heating/driving means (See Specification Page 20 Lines 1 and 2)).

In regards to claim 14, Zuo fails to disclose the following:

a) a plural number of circuits.

However, Van Zant discloses the use of logic and memory elements in a circuit (For Example: See Page 543). It would have been obvious to one having ordinary skill in the art at the time the invention was made to modify the semiconductor device of Zuo to include the use of logic and memory elements as disclosed in Van Zant because it is well known that every integrated circuit contains both logic and memory sections (For Example: See Page 543).

Additionally, since Zuo and Van Zant are both from the same field of endeavor (semiconductor), the purpose disclosed by Van Zant would have been recognized in the pertinent art of Zuo.

In regards to claim 21, Zuo discloses the following:

a) both said plate like semiconductor chip and said heat transfer layer are made of a material of silicon (For Example: See Column 1 Line 14 and Column 4 Lines 43-54).

Art Unit: 2822

5. Claims 10 and 13 are rejected under 35 U.S.C. 103(a) as obvious over Zuo (U.S. Patent No. 6,631,077) in view of *Microchip Fabrication* by Peter Van Zant and O'Connor et al. (U.S. Publication No. 2002/0039280).

In regards to claim 10, Zuo fails to disclose the following:

a) a plurality number of temperature detecting means which are provided within said semiconductor chip, wherein the plural driving means which provided for the plural closed flow passages, respectively are controlled in dependence on temperature detection outputs from said temperature detecting means.

However, O'Connor et al. ("O'Connor") discloses the use of temperature detection means (For Example: See Page 8-Claim 6). It would have been obvious to one having ordinary skill in the art at the time the invention was made to modify the semiconductor device of Zuo to include the use of temperature detecting means as disclosed in O'Connor because it aids in providing a means to allow the device to be cooled (For Example: See Abstract).

Additionally, since Zuo and O'Connor are both from the same field of endeavor (semiconductor), the purpose disclosed by O'Connor would have been recognized in the pertinent art of Zuo.

In regards to claim 13, Zuo fails to disclose the following:

a) a plurality number of temperature detecting means which are provided within said semiconductor chip, wherein the plural driving means which provided for the plural closed flow passages, respectively are controlled in dependence on temperature detection outputs from said temperature detecting means.

However, O'Connor discloses the use of temperature detection means (For Example: See Page 8-Claim 6). It would have been obvious to one having ordinary skill in the art at the time the invention was made to modify the semiconductor device of Zuo to include the use of

Art Unit: 2822

temperature detecting means as disclosed in O'Connor because it aids in providing a means to allow the device to be cooled (For Example: See Abstract).

Additionally, since Zuo and O'Connor are both from the same field of endeavor (semiconductor), the purpose disclosed by O'Connor would have been recognized in the pertinent art of Zuo.

### ***Response to Arguments***

6. Applicant's arguments filed 1/8/07 have been fully considered but they are not persuasive. Applicant argued that "the present invention calls for a heat transfer layer in the chip ...that features a driving means including a resistor layer for giving a vibration to the operating fluid...it is not a result of mechanical means but rather strictly through electrical means such as a resistor layer...by which the circulating of the operating fluid in the cooling system is achieved...heat distribution is achieved by supplying a pulse-like electric power to the resistor layers 12...as a result of movement of the operating fluid 4 caused by the gas bubbling of the operating fluid...Zuo's scheme calls for an oscillating means that not only is embedded within the fluid that moves in the channels but is contained within the separately formed heat spreader and not as part of the chip." However, Applicant is arguing limitations that are not present in the claim language (Ex: mechanical means verses electrical means and pulse like electric power given to the resistor layers). The Examiner is permitted to give the broadest reasonable interpretation. Zuo discloses that the driving means of operating fluid is made of a means for giving vibration to said operating fluid which is hermetically enclosed within said closed package (For Example: See Column 3 Lines 25-42). Finally, Applicant disclosed in the specification that the "resistor layer can be made of the same type of material to that of the

Art Unit: 2822

integrated circuit (such as silicon)” (For Example: See Page 20 Lines 1-3). Zuo discloses that the resistor layer (111) is made of silicon (For Example: See Column 4 Lines 43-54). Therefore, Zuo discloses that the vibration means includes a resistor layer (For Example: See Figure 1).

***Conclusion***

7. **THIS ACTION IS MADE FINAL.** Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

8. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Monica Lewis whose telephone number is 571-272-1838. If attempts to reach the examiner by telephone are unsuccessful, the examiner’s supervisor, Zandra Smith can be reached on 571-272-2429. The fax phone number for the organization

Art Unit: 2822

where this application or proceeding is assigned is 571-272-8300 for regular and after final communications.

ML

March 24, 2007

A handwritten signature in black ink, appearing to be 'ML' with a long horizontal stroke extending to the right.

**MONICA LEWIS**  
PRIMARY PATENT EXAMINER